Network Flow Based Datapath Bit Slicing

Hua Xiang  Minsik Cho  Haoxing Ren  Matthew Ziegler  Ruchir Puri

03/27/2013
Introduction

- Datapaths are composed of bit slices
- What are bit slices?
  - For ideal datapath, each bit should have the same structure with no or very few connections to other bits
  - In real design, bit slices have similar structures
    • Different bits can be implemented differently,
      - e.g., NAND or AND+INV
    • Different bits have connections
      - e.g., Carry bit

![Diagram of bit slices](image-url)
Applications for datapath bit slices

- The bit line alignment imposed on placement/floorplan help to create high density high performance design

- Automatic datapath-aware latch bank planning
  - Designer’s hand-crafted manual latch placement
    - Good quality
    - Timing-consuming
    - Understanding design 100%
  - Automatic structured latch placement
    - Datapath bit slicing provides guidance for latch bank placement
      - X location is determined by bit slice alignment
      - Y location draws on the bit height of each bit
    - Provide an early starting point for datapath macros
    - Sweep through many configurations overnight
Bit Slicing Approaches in Literature

- **Maintain datapath structures from VHDL**
  - Limit datapath optimization
  - Impose hard constraints on design

- **Regularity extraction**
  - Template based
    - Templates are either provided or auto generated
    - Exact match with templates
    - Some even assume the bit lines is repeated infinitely
      - Hard for similar match
      - A few bits in the datapath might be quite different from the rest
        - E.g., the last bit is very likely to be different
  - Location/Name based
    - Draw on item locations or names for matching
      - Physical information is not available
      - Naming is not trustable, especially after optimization
        - Gates/nets may be added or deleted
**Datapath Extraction**

- **Identify all gates related to the given datapath**
  - For a datapath gate, it must have paths to the input vector and the output vector.

- **Method: Two-way search extraction**
  - First search: mark all gates in the input fan-out cone
  - Second search: mark all gates in the output fan-in cone
  - Only gates marked in both searches are returned

- **All bit line gates are included in the two-way search**

- **But not all gates returned by two-way search are bit line gates**

---

**Diagram**

- **Bit1**
  - PI (1) -> AND2 -> AND2 -> INV -> OR2 -> NAND2 -> PO (4)
- **Bit2**
  - PI (2) -> AND2 -> AND2 -> OR2 -> NAND2 -> PO (3)
- **Bit3**
  - PI (3) -> AND2 -> AND2 -> INV -> OR2 -> AND2 -> PO (2)
- **Bit4**
  - PI (4) -> AND3 -> INV -> OR2 -> NAND2 -> PO (1)

---

**Diagram Labels**

- **AND2**
- **INV**
- **OR2**
- **NAND2**
- **PO (1)**
- **PO (2)**
- **PO (3)**
- **PO (4)**
- **Latch**
- **PI**
- **PO_A**
Datapath Bit Matching

- Datapath extraction identifies the connectivity between two vectors
- How to identify each bit slice? → Datapath Bit Matching
  - Given an input vector \( X=(x_1,\ldots,x_n) \) and an output vector \( Y=(y_1,\ldots,y_n) \)
  - Identify one-to-one matching between \( X \) and \( Y \)
  - \( N \) bit slices can be identified through two-way search algorithm

- Bit Matching can be done with a bipartite graph? No
  - The weight of a pair of starting and ending bit cannot be calculated independently

- Bit Matching is a partition problem? No
  - Not all gates in the datapath graph belong to bit lines

- Bit Matching can be done with path tracing? No
  - One starting bit may have paths connecting to multiple ending bits

- Bit Matching can be done with enumeration? Long runtime
  - The searching space is huge
Datapath Main Frame

- **Observation:**
  - All bit slices carry similar number of gates
  - The connections among bit slices are limited
  - All bit slices usually have at least one similar path from the input bit to the output bit, and the path is disjoint with the similar paths in other bit lines
  - Identify the longest similar path?

- **Datapath Main Frame**
  Given a datapath input vector \( X=(x_1, \ldots, x_n) \), and an output vector \( Y=(y_1, \ldots, y_n) \), identify \( n \) disjoint paths from \( X \) to \( Y \) such that the \( n \) paths cover the maximum number of datapath gates.

- **Datapath bit slicing flow**
Flow-based Datapath Main Frame Algorithm

- The main target is to find n paths which cover as many gates as possible
- A flow network is constructed to capture the constraints
  - To maximize gates on the extraction graph
    - Assign a large negative cost for each gate
  - To minimize crossing between bit lines
    - Assign a small positive cost for each net
    - Apply the min-cost max-flow algorithm to identify bit slices
- The min cost solution corresponds the max number of gates
Iterative Enhancement

- Min-cost max-flow algorithm only returns one optimal solution
- There might be multiple optimal flow solutions

Create more flow solutions
Create More Flow Solutions

- Any two optimal solutions include the same number of gates
  - Very likely they cover the same set of gates
- Any two optimal solutions include the same number of nets
  - The two sets of nets must be different
- Adjust edge weights to generate different flow solutions

Algorithm Adjust_Flow_Network_Cost $(G_f, G_d, flow)$
1. for each edge $e$ in the $flow$
2. if $e$ corresponds to a net in $G_d$
3. then $C_f(e) += \delta$
Group-Piece based Flow Creation

Partition flow solutions into groups

Piece groups from different solutions to create new flow solutions
Datapat Bit Slicing Algorithm

Algorithm Datapath_Bit_Slicing(S, T, Iter)
1. \( G_d = \) Two_Way_Search_Extraction(S, T);
2. \((InitFlow, InitMatch) = \) MFI_by_Flow(S, T, G_d);
3. \( Slices = \) Iter_Improve(Iter, S, T, G_f, G_d, InitFlow, InitMatch)
4. return Slices;
Experimental Results (I)

- 5 designs are created for testing
- All tests get perfect bit slicing

<table>
<thead>
<tr>
<th>Datapath</th>
<th>Width</th>
<th>Slices</th>
<th>MinSize</th>
<th>MaxSize</th>
<th>runtime</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test1-1</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>5</td>
<td>0.08s</td>
</tr>
<tr>
<td>Test2-1</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>5</td>
<td>0.09s</td>
</tr>
<tr>
<td>Test3-1</td>
<td>7</td>
<td>7</td>
<td>1</td>
<td>5</td>
<td>0.36s</td>
</tr>
<tr>
<td>Test4-1</td>
<td>32</td>
<td>32</td>
<td>3</td>
<td>8</td>
<td>6.5s</td>
</tr>
<tr>
<td>Test4-2</td>
<td>32</td>
<td>32</td>
<td>2</td>
<td>3</td>
<td>6.9s</td>
</tr>
<tr>
<td>Test4-3</td>
<td>32</td>
<td>32</td>
<td>2</td>
<td>3</td>
<td>8.6s</td>
</tr>
</tbody>
</table>

Test4-1 Bit Slice Gate Number Distribution

Test1-1

Test4-1 Bit Slice Gate Number Distribution

bit id
gate number
Experimental Results (II)

- Seven testcases are derived from industrial designs
- Tested on a linux workstation (2.8GHz)

<table>
<thead>
<tr>
<th>Datapath</th>
<th>Width</th>
<th>Slices</th>
<th>MinSize</th>
<th>MaxSize</th>
<th>runtime</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test5-3</td>
<td>8</td>
<td>8</td>
<td>10</td>
<td>12</td>
<td>0.55s</td>
</tr>
<tr>
<td>Test5-4</td>
<td>64</td>
<td>64</td>
<td>8</td>
<td>10</td>
<td>2.58s</td>
</tr>
<tr>
<td>Test5-1</td>
<td>10</td>
<td>10</td>
<td>31</td>
<td>37</td>
<td>0.68s</td>
</tr>
<tr>
<td>Test5-2</td>
<td>8</td>
<td>8</td>
<td>6</td>
<td>14</td>
<td>0.57s</td>
</tr>
<tr>
<td>Test5-5</td>
<td>16</td>
<td>16</td>
<td>13</td>
<td>17</td>
<td>1.45s</td>
</tr>
<tr>
<td>Test6-1</td>
<td>64</td>
<td>64</td>
<td>9</td>
<td>13</td>
<td>0.28s</td>
</tr>
<tr>
<td>Test6-2</td>
<td>32</td>
<td>32</td>
<td>4</td>
<td>8</td>
<td>0.17s</td>
</tr>
<tr>
<td>Test6-3</td>
<td>64</td>
<td>64</td>
<td>5</td>
<td>7</td>
<td>0.22s</td>
</tr>
<tr>
<td>Test6-3</td>
<td>64</td>
<td>64</td>
<td>5</td>
<td>5</td>
<td>0.24s</td>
</tr>
<tr>
<td>Test6-4</td>
<td>56</td>
<td>56</td>
<td>6</td>
<td>6</td>
<td>0.19s</td>
</tr>
<tr>
<td>Test6-4</td>
<td>56</td>
<td>56</td>
<td>4</td>
<td>6</td>
<td>0.20s</td>
</tr>
<tr>
<td>Test7-1</td>
<td>56</td>
<td>56</td>
<td>3</td>
<td>7</td>
<td>0.18s</td>
</tr>
</tbody>
</table>
Conclusion

- By converting datapath bit slicing problem to datapath main frame problem, the request for “similarity” definition is avoided.

- A flow network approach is proposed to optimally solve the datapath main frame problems.

- An iterative method is presented to create more optimal datapath main frame solutions to improve bit slicing solutions.

- An efficient two way search approach is developed to derive the full bit slices.

- Experiments on datapath macros give good bit slicing results.

- The datapath bit slicing results can be applied to datapath placement and latch bank planning.